## **CLAIM AMENDMENTS:**

Claim 1 (Currently Amended): A method of forming a Type-I transistor and a Type-II transistor suitable for a liquid crystal display (LCD), comprising: providing a substrate;

forming a first polysilicon layer and a second polysilicon layer corresponding to the Type-I transistor and the Type-II transistor respectively on the substrate;

blanketly forming blanket depositing a gate insulating layer on the first polysilicon layer, the second polysilicon layer, and the substrate;

forming a first gate and a second gate on the gate insulating layer respectively corresponding to the first polysilicon layer and the second polysilicon layer;

performing a first doping using a first type dopant to form a first heavily doped region in the first polysilicon layer beside the first gate; and

performing a second doping using a second type dopant to simultaneously form a second heavily doped region in the second polysilicon layer beside the second gate and form a lightly doped region in parts of the first heavily doped region beside the first gate, wherein the dosage of the second type dopant is smaller than that of the first type dopant.

Claim 2 (Original): The method according to claim 1, wherein the method further comprises the step of forming a buffer layer on the substrate prior to the step of forming a first polysilicon layer and a second polysilicon layer.

Claim 3 (Currently Amended): The method according to claim 1, wherein following the step of performing a light doping of the Type-I transistor and a second heavy doping of the Type-II transistor, the method further comprises:

forming an inner dielectric layer on the gate oxide gate insulating layer, the first gate and the second gate;

selectively exposing the first heavily doped region, the second heavily doped region, the first gate and the second gate; and

forming an electrode to be electrically connected to the first heavily doped region, the second heavily doped region, the first gate and the second gate which have already been exposed;

wherein the thickness of the inner dielectric layer is about 500 ~ 7000 angstroms, and the electrode comprises Mo, Cr or Ti/Al/Ti.

Claim 4 (Original): The method according to claim 3, wherein following the step of forming the electrode, the method further comprises:

forming a patterned passivation layer on the inner dielectric layer and the electrode, wherein the patterned passivation layer exposes part of the electrode of the Type-I transistor situated in a pixel region of the LCD; and

forming a transparent electrode to be electrically connected to the exposed part of the electrode of the Type-I transistor;

wherein the transparent electrode comprises indium-tin oxide (ITO).

Claim 5 (Currently Amended): The method according to claim 1, wherein the thickness of the first polysilicon layer and the second polysilicon layer is about 200 ~ 1000 angstroms, the thickness of the gate oxide layer gate insulating layer is about 500 ~ 1500 angstroms, and the first gate and the second gate comprise Mo, Cr or Ti/Al/Ti.

Claim 6 (Original): The method according to claim 1, wherein the Type-I transistor is an NMOS transistor while the Type-II transistor is a PMOS transistor, the first type dopant is a phosphorus dopant, and the second type dopant is a boron dopant.

Claim 7 (Original): The method according to claim 1, wherein the Type-I transistor is a PMOS transistor while the Type-II transistor is an NMOS transistor, the first type dopant is a boron dopant, and the second type dopant is a phosphorus dopant.

Claim 8 (Original): The method according to claim 1, wherein the first heavily doped region is source and drain of the Type-I transistor, and the second heavily doped region is source and drain of the Type-II transistor.

Claim 9 (Currently Amended): The method according to claim 1, wherein the dosage of first type dopant is about  $\frac{3e13}{3e13}$  dosage/cm<sup>2</sup> ~  $\frac{5e15}{5e15}$  dosage/cm<sup>2</sup>.

Claim 10 (Currently Amended): The method according to claim 1, wherein the dosage of second type dopant is about  $\frac{3el3}{3e13}$  dosage/cm<sup>2</sup> ~  $\frac{5el5}{5e15}$  dosage/cm<sup>2</sup>.

Claim 11 (Currently Amended): A method of forming a Type-I transistor and a Type-II transistor suitable for a LCD, comprising:

providing a substrate;

forming a first polysilicon layer and a second polysilicon layer corresponding to the Type-I transistor and the Type-II transistor respectively on the substrate;

blanketly forming blanket depositing a gate insulating layer on the first polysilicon layer, the second polysilicon layer, and the substrate;

forming a first gate and a second gate on the gate insulating layer respectively corresponding to the first polysilicon layer and the second polysilicon layer;

forming a first patterned photoresist layer covering up entire region of the Type-II transistor;

performing a first doping using a first type dopant to form a first heavily doped region in the first polysilicon layer beside the first gate using the first photoresist layer as a mask; and

forming a second patterned photoresist layer covering up the source/drain region of the Type-I transistor;

performing a second doping using a second type dopant to simultaneously form a second heavily doped region in the second polysilicon layer beside the second gate and form a lightly doped region in parts of the first heavily doped region beside the first gate by using the second photoresist layer as a mask, wherein the dosage of the second type dopant is smaller than that of the first type dopant.

Claim 12 (Original): The method according to claim 11, wherein the method further comprises the step of forming a buffer layer on the substrate prior to the step of forming a first polysilicon layer and a second polysilicon layer.

Claim 13 (Currently Amended): The method according to claim 11, wherein following the step of performing a light doping of the Type-I transistor and a second heavy doping of the Type-II transistor, the method further comprises:

forming an inner dielectric layer on the gate oxide gate insulating layer, the first gate and the second gate;

selectively exposing the first heavily doped region, the second heavily doped region, the first gate and the second gate; and

forming an electrode to be electrically connected to the first heavily doped region, the second heavily doped region, the first gate and the second gate which have already been exposed;

wherein the thickness of the inner dielectric layer is about 500 ~ 7000 angstroms, and the electrode comprises Mo, Cr or Ti/Al/Ti.

Claim 14 (Original): The method according to claim 13, wherein following the step of forming the electrode, the method further comprises:

forming a patterned passivation layer on the inner dielectric layer and the electrode, wherein the patterned passivation layer exposes part of the electrode of the Type-I transistor situated in a pixel region of the LCD; and

forming a transparent electrode to be electrically connected to the exposed part of the electrode of the Type-I transistor;

wherein the transparent electrode comprises indium-tin oxide (ITO).

Claim 15 (Currently Amended): The method according to claim 11, wherein

the thickness of the first polysilicon layer and the second polysilicon layer is about

200 ~ 1000 angstroms, the thickness of the gate oxide layer gate insulating layer

is about 500 ~ 1500 angstroms, and the first gate and the second gate comprise

Mo, Cr or Ti/Al/Ti.

Claim 16 (Original): The method according to claim 11, wherein the Type-I

transistor is an NMOS transistor while the Type-II transistor is a PMOS transistor,

the first type dopant is a phosphorus dopant, and the second type dopant is a

boron dopant.

Claim 17 (Original): The method according to claim 11, wherein the Type-I

transistor is a PMOS transistor while the Type-II transistor is an NMOS transistor,

the first type dopant is a boron dopant, and the second type dopant is a

phosphorus dopant.

Claim 18 (Original): The method according to claim 11, wherein the first

heavily doped region is source and drain of the Type-I transistor, and the second

heavily doped region is source and drain of the Type-II transistor.

AMENDMENT Filed February 9, 2006

10/812,961

Claim 19 (Currently Amended): The method according to claim 11, wherein the dosage of first type dopant is about  $\frac{3el3}{3e13}$  dosage/cm<sup>2</sup> ~  $\frac{5el5}{5e15}$  dosage/cm<sup>2</sup>.

Claim 20 (Currently Amended): The method according to claim 11, wherein the dosage of second type dopant is about  $\frac{3el3}{3e13}$  dosage/cm<sup>2</sup> ~  $\frac{5el5}{5e15}$  dosage/cm<sup>2</sup>.